Abstract-The computational complexity and hence energy consumption of a low-density parity-check (LDPC) decoder employing fixed point (FP) computation is commensurate with the operand width (OW) of the FP representation employed. Therefore low OWs are desirable, but, if the OW is too low, then an inevitable performance degradation will be introduced. For that reason it is desirable to determine the minimum OW that does not impose a significant performance degradation. Previous efforts have advocated different OWs based on results obtained using time-consuming bit-error ratio (BER) simulations. However, these BER simulations are extremely time consuming, owing to the requirement of considering a range of channel signal-to-noise ratios (SNRs). Therefore, in this paper, we propose the employment of extrinsic information transfer (EXIT) charts to overcome this drawback. Furthermore, EXIT-chart analysis has the additional benefit of offering insights into the specific causes of the performance degradations encountered. Finally, a FP scheme having an overall OW of 6 bits is proposed for the implementation of the min-sum algorithm (MSA).
I. INTRODUCTION
Low-density parity-check (LDPC) codes [1] exhibit an outstanding error correction capability [2] , when using the sum-product algorithm (SPA) [3] . However, owing to the high dynamic range of its variables, the optimal SPA requires a floating point implementation, which is associated with a high complexity. Therefore, in order to mitigate this problem, the SPA can be transformed into the logarithmic domain, to yield the 'Log-SPA', which replaces the sum and product operations of the SPA with the lower-complexity 'boxplus' [4] operations to be detailed in Section II and sum operations. Furthermore, by approximating the boxplus operator of the Log-SPA with the minimumfinding operation, the min-sum algorithm (MSA) [5] - [7] achieves a further complexity reduction at the cost of marginally degrading the LDPC performance by a few tenths of a dB [8] . Both the Log-SPA and MSA operate on the basis of logarithmic likelihood ratios (LLRs), which have a low dynamic range and can be represented by fixed point (FP) operands, having a low operand width (OW).
In a hardware implementation, it is this OW that determines both the size of the memory, as well as the area of the data path and hence the energy consumption imposed. It is therefore desirable to use a low OW. However if this is set too low, then the decoder will suffer from a performance degradation, owing to the detrimental effects of the limited fine-resolution and dynamic-range on the represented LLRs. Hence the authors of [7] - [13] attempted to determine the minimum OW that does not impose a significant performance degradation. However, owing to the different algorithms and techniques that they considered, these efforts reached differing conclusions, as summarized in Table I . This problem is further aggravated by the need to consider diverse combinations of various parameters, such as the LDPC code length, the check and variable node degrees, the number of decoding iterations performed and the channel conditions. We argue that since it is unfeasible to exhaustively search all combinations of these parameters, there is no consensus on the most desirable OWs in the cited studies. For this reason, it is typically necessary to re-evaluate the most desirable OW, whenever a new LDPC code is developed. The efforts of [7] - [13] relied upon bit-error ratio (BER) simulations. However, these simulations are very time consuming, since they have to consider different numbers of decoding iterations, as well as a range of channel signal-to-noise ratios (SNRs). Furthermore, the BER simulations only reveal the magnitude of the performance degradation, without offering any insight into its specific causes, namely whether the dynamic-range or the fine-resolution of the FP operands employed is insufficient, for example. Reference LDPC code 1 Decoding algorithm Scheme 2 [7] R and IR Log-SPA U-Q 7 bits offset-MSA [7] U-Q 4-6 bits [8] R and IR offset-MSA U-Q 4-6 bits [9] not mentioned SPA U-Q 12 bits SPA 3 U-Q 6 bits [10] R offset-MSA FP(2,3,2/3) 4 [11] IR Log-SPA FP(4,4,4) [12] IR offset-MSA NU-Q 5 bits [13] IR offset-MSA U-Q 6 bits
As a remedy, in this paper, we propose the employment of extrinsic information transfer (EXIT) charts [14] to investigate the FP implementation of LDPC decoders. This semi-analytical approach has the advantage of avoiding the requirement of iterative decoding. Furthermore, EXIT chart investigations are independent of both the LDPC code length and the number of decoding iterations performed. As a result, our approach significantly reduces the simulation time required to comprehensively investigate the desirable OW of the LLRs, when a new LDPC code is developed. Additionally, we will demonstrate that EXIT charts offer insights into the specific causes of performance degradation, which are unavailable when using BER simulations [15] .
We commence in Section II by detailing the LDPC decoding algorithm and the FP representation considered. Our EXIT chart simulations are described in Section III and the process of analysing the results is detailed in Section IV. Finally, Section V will conclude that an overall LLR OW of 6 is the minimum value that avoids imposing a significant performance degradation in the particular LDPC family considered.
II. FIXED POINT DECODER AND LOG-SPA OPERATION
As shown in the transmitter schematic of Figure 1 , the LDPC encoder is employed to transform the sequence of (N − M ) information bits u into the N -bit encoded sequence c, which is transmitted through an additive white Gaussian noise (AWGN) channel. In the receiver of Figure 1 , the LDPC decoder may be considered to be an iteratively-operated serial concatenation of two decoders that are separated by an interleaver π of length D [14] . More specifically, the variable node decoder (VND) comprises N variable nodes with the same degree 5 of dv, while the check node decoder (CND) comprises M check nodes with degree dc, where we have Mdc = Ndv = D. Note that the soft demodulator provides the decoder with LLR sequences represented by FP numbers. In each decoding iteration, the VND uses the forward-backward algorithm (FBA) [7] , [8] to convert the a priori LLR sequencesc a andr a into the extrinsic LLR sequencer e . Meanwhile, the CND uses the FBA to convertp a intop e . While the VND FBA generates extrinsic LLRs by summing a priori LLRs, the CND FBA combines LLRs using the boxplus operator [4] , according tõ
Note that while the CND employs the boxplus operator of (1) in a Log-SPA LDPC decoder, the CND of an MSA LDPC decoder approximates this using the minimum-finding operator of (2).
In an FP implementation of an Log-SPA or MSA LDPC decoder, a two's complement representation [16] may be adopted for the LLRs. This binary representation consists of an operand's fraction part comprising z bits and an integer part comprising y bits, the most significant of which is used as the sign bit. Here, it is the OW y that dictates the dynamic-range of the FP representation, while its fine-resolution is dictated by the OW z. In order to avoid the overflow that would eventually occur by repeatedly incrementing a two's complement number, saturation is employed at a given maximum during the sum and boxplus operations. Furthermore, the integer part of the a priori LLRs is clipped to values in the range that could be represented if only x ≤ y bits were employed for their representation, as indicated by the × symbols in Figure 1 . For the remainder of the paper, we adopt the notation FP(x, y, z) to define the OWs of particular FP representations.
Note that while the terms of the form log(1+e −c ) can be computed accurately in a floating point LDPC decoder, FP decoders typically rely on a look-up table (LUT) for these computations. Since log(1 + e −c ) < 1 forc > 0, it is the OW z of the fraction part in the two's complement representation that dictates the design of the LUT. More specifically, Figure 2 illustrates the values from the set {1, 2, 3, . . .} · 2 −z that most closely approximate log(1 + e −c ) for various values ofc, which are also selected from that set. 5 The extension of our proposed methods to irregular LDPC codes is trivial. 
III. EXIT CHART ANALYSIS
The iterative exchange of increasingly more reliable extrinsic information between the VND and CND can be characterised using EXIT charts. These employ the mutual information (MI) I(x; x) to quantify the reliability of the information in the LLR sequencex about the contents of the bit sequence Similarly, the investigation detailed in Figure 3 (b) are used to plot the EXIT function of the CND, as exemplified in Figure 4(b) . Here, the dashed-box interleaver π permutes the bit sequence r, in order to obtain the Mdc-bit sequence p. that the Log-SPA and MSA have different EXIT functions for the CND, since the former operates on the basis of (1), while the latter employs (2). More specifically, the MSA CND EXIT function can be seen to achieve extrinsic MIs that are almost 0.005 lower than these of the Log-SPA. Note however that it is conventional to plot these EXIT functions on inverted axes [14] . Also note that the CND EXIT function is independent of the channel's E b /N0 value. As described in [14] , the VND's and CND's EXIT function may be plotted in the same figure to obtain an EXIT chart. When the channel SNR is sufficiently high, the VND's EXIT function will be above the CND's EXIT function, and they will not intersect before reaching the (1, 1) point of perfect convergence to the minimum attainable BER. The emergence of the resultant so-called open EXIT tunnel implies that iterative decoding convergence towards a minimum BER may indeed be achieved. Observe in Figure 4 (b) that the EXIT function values corresponding to the sub-optimal MSA are slightly higher than those corresponding to the optimal Log-SPA. This implies that a slightly higher channel SNR is required to create an open EXIT tunnel, when the MSA is employed. These results demonstrate that the performance degradation imposed by sub-optimal decoding algorithms can be investigated by considering the quantizationinduced narrowing of EXIT tunnels. In the next section, we use this technique to identify desirable OWs for FP implementations of LDPC codes. Note that the vertical bars in Figure 4 , Figure 5 and Figure 6 indicate the spread of the EXIT bands [18] , when employing an interleaver length of D. These bands allow the EXIT chart to accurately characterize the iterative decoding process, even when very short interleaver lengths are employed, in which case the spread of the bands is increased, but the EXIT functions remain unchanged.
IV. RESULTS AND DISCUSSIONS
In this section, we determine the minimum required OWs for FP implementations of LDPC codes in a systematic manner. We commence by using EXIT chart simulations to determine a desirable value for the fraction OW z in isolation. Next, we consider the clipped integer OW x in isolation, before jointly considering z, x and the integer OW y. We shall consider the degradations imposed by limited OWs to be acceptable, provided that they are less than the difference between the CND's EXIT functions obtained using the MSA and Log-SPA, namely a maximum MI degradation of 0.005. Note that in each case, we found that the spread of the EXIT bands was unaffected by the OW and that they accurately predicted the path of the iterative decoding trajectories, even when employing short interleaver lengths. Figure 4 demonstrates the effect of employing fraction OWs in the set z ∈ {0, 1, 2, 3, 4, 5} upon the VND's and CND's EXIT functions. Here, effectively infinite values have been selected for the integer OWs x and y, as implied by the notation FP(∞, ∞, z). This allows us to consider the effect of the fraction OW in isolation. Figure 4 shows that the gradually reduced fraction OW z bends the CND's and VND's EXIT curves towards each other, narrowing the tunnel between them. Due to the narrowed tunnel, more iterations would be required for the decoder to converge towards the minimal attainable BER. The results also show that the degradation imposed varies only slightly with the node degrees dv and dc.
A. Fraction Operand Width
The CND results of Figure 4 (b) demonstrate that the degradation imposed by a fraction OW of z ≥ 2 is less than that imposed by the MSA. Likewise, z ≥ 1 imposes only a modest degradation for the VND. In order to simplify the LDPC decoder's architecture, it is desirable to adopt the same fraction OW z in both the VND and CND. For this reason, we recommend a fraction OW of z = 2 for striking an attractive trade-off between the complexity imposed and the performance attained.
B. Clipping Range
The effect of employing clipping OWs in the set x ∈ {1, 2, 3, 4, 5, 6} upon the VND's and CND's EXIT functions is considered in Figure 5 . Here, the notation FP(x, ∞, ∞) is employed to show that effectively infinite values have been selected for the integer and fraction OWs y and z, respectively. In this way, the effect of the clipping OW is considered in isolation. Figure 5 shows that for both the VND and CND, a higher degradation is imposed by lower clipping OWs x, which may indeed be expected owing to the reduced range that this implies. As shown in Figure 5(b) , the degradation imposed on the CND EXIT functions is similar to that caused by employing a limited fraction OW z, but the effect is more significant. In the case of the VND, the degradation causes a droop in the EXIT functions for low a priori MIs of I(r a ; r) < 0.1, when x ∈ {1, 2}. Briefly, this may be explained by the fact that x ∈ {1, 2} causes most a priori LLRs to become saturated, effectively transforming the VND into a harddecision decoder. While Figure 5(a) shows that the shape of the droop is affected by the variable node degree dv, nevertheless the magnitude of the droop remains largely unaffected. Note that for dv = 2 and x = {1, 2}, the VND's EXIT function fails to reach the (1, 1) point at the top-right corner of the EXIT chart. As a result, the EXITtunnel would never become open, regardless of how high the channel E b /N0 value is, hence preventing iterative decoding convergence to the minimum attainable BER. Based on both the VND's and CND's results of Figure 5 , to keep the tunnel open until the top-right point is reached and also to ensure that the degradation imposed by a clipping OW is less than that imposed by the MSA, we suggest that an attractive trade-off between the complexity imposed and the performance attained may be struck by using x = 3.
C. Integer Operand Width
Let us now combine the conclusions of Sections IV-A and IV-B with the consideration of the integer OW y. More specifically, we adopt the values of x = 3 and z = 2, while considering integer OWs from the set y ∈ {3, 4, 5}.
For both the VND and CND, Figure 6 shows that a more severe degradation is imposed by lower integer OWs y, which is not unexpected owing to the reduced range that this implies. As in the case of limited fraction OWs, this degradation is manifested as a slight EXIT-tunnel narrowing across the entire range of MIs. However, unlike for limited fraction OWs, Figure 6 (a) shows that the degradation is more pronounced for higher variable node degrees dv.
Regardless of the node degrees, it can be seen for both the VND and CND that an integer OW of y = 4 is sufficient to avoid a degradation that is significantly higher than that imposed by the MSA. For this reason, we conclude that the FP(3, 4, 2) representation facilitates LDPC implementations that strike the most desirable tradeoff between the complexity imposed and the performance attained.
V. CONCLUSIONS
In this paper, we have proposed an EXIT chart based method to investigate desirable parameters of FP implementations of LDPC codes, in order to strike an attractive trade-off between their complexity and performance. Our technique may also be employed to investigate this trade-off in other reduced-complexity versions of LDPC codes. Since this technique does not require the simulation of iterative decoding at different number of iterations or at multiple E b /N0 values, it is significantly less time consuming than the conventional BER-based method. For example, when employing a half-rate length-500 regular LDPC code having dv = 3 and FP(3, 4, 2), a total of 8 × Here the decoding iterations are continued only until convergence is achieved. Therefore, the resultant factor of 100 complexity reduction allows comprehensive investigations into the effects of multiple parameters to be conducted. This is particularly beneficial, since it is typically necessary to investigate the most desirable OWs whenever a new LDPC code is designed. Furthermore, EXIT chart analysis can offer insights into the causes of the performance degradation that is imposed by reduced-complexity versions of LDPC codes. For example, the analysis of Section IV revealed that a droop in the VND EXIT function implies that the a priori LLRs are excessively clipped.
In Section IV, we proposed a systematic approach for determining the desirable OWs for FP implementations of LDPC codes. Our results indicate that as a rule of thumb an overall OW of y + z = 6 may offer an attractive trade-off between an LDPC code's complexity and performance. As summarized in Table I , this result agrees with the conclusions of [7] - [13] , [19] , where the slight differences observed may be attributed to the different algorithms and quantization schemes considered.
